

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
18 December 2003 (18.12.2003)

PCT

(10) International Publication Number
WO 03/105078 A1

(51) International Patent Classification⁷: **G06K 19/07**

(21) International Application Number: **PCT/IB03/02103**

(22) International Filing Date: **16 May 2003 (16.05.2003)**

(25) Filing Language: **English**

(26) Publication Language: **English**

(30) Priority Data:
02100673.9 **7 June 2002 (07.06.2002)** **EP**

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]**;
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **BERGLER, Ewald**
[AT/AT]; Triester Strasse 64, A-A 1101 Vienna (AT).


(74) Agent: **RÖGGLA, Harald**; Philips Intellectual Property & Standards, Triester Strasse 64, A-A 1101 Vienna (AT).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **DATA CARRIER FOR STORING INFORMATION REPRESENTED BY AN INFORMATION VOLTAGE**



(57) Abstract: In a data carrier (1) that is arranged to receive a signal (S) in a non-contacting manner, there is provided a circuit (2) that is arranged, by using the signal (S), to generate a supply voltage (V) for parts of the circuit (2), the circuit (2) having a storage stage (5) that is arranged to store information capacitively, the information being represented by a value of an information voltage (UI) arising at the storage stage (5), and the circuit (2) having an information-voltage generating stage (6) that is arranged to receive a control signal (CS), which control signal (CS) is of a voltage value that is at most equal to the value of the supply voltage (V), and that is arranged to generate the information voltage (UI) by using the control signal (CS), wherein the information-voltage generating stage (6) has a voltage-raising stage (8) that is arranged to raise the value of the voltage of the control signal (CS).

WO 03/105078 A1

Data carrier for storing information represented by an information voltage

The invention relates to a data carrier that is arranged to receive a signal in a non-contacting manner and that has an electrical circuit, to which circuit the signal can be fed and which circuit is arranged to generate a supply voltage for parts of the circuit by using the signal, which circuit comprises storage means that are arranged to store information capacitively, the information being represented by a value of an information voltage arising at the storage means, and which circuit comprises information-voltage generating means that are arranged to receive a control signal, which control signal is of a voltage value that is at most equal to the value of the supply voltage, and that are arranged to generate the information voltage by using the control signal.

The invention further relates to a circuit for a data carrier, which data carrier is arranged to receive a signal in a non-contacting manner, to which circuit the signal can be fed and which circuit is arranged to generate a supply voltage for parts of the circuit by using the signal, which circuit comprises storage means that are arranged to store information capacitively, the information being represented by a value of an information voltage arising at the storage means, and which circuit comprises information-voltage generating means that are arranged to receive a control signal, which control signal is of a voltage value that is at most equal to the value of the supply voltage, and that are arranged to generate the information voltage by using the control signal.

A data carrier of the kind described in the first paragraph above and a circuit of the kind described in the second paragraph above are known from the published draft ISO/IEC CD 18000 of the ISO/IEC 18000 standard that is currently being produced.

The known data carrier that has the known circuit and that is arranged to receive, in a non-contacting manner, a signal emitted by a read/write station, it being possible for a supply voltage for parts of the circuit to be generated by the circuit by using the signal, has storage means that are formed by a capacitor and that are arranged to store communication-related information relating to communication between the data carrier and the read/write station, in which case the communication-related information is intended to be

capable of evaluation for a period of time. The information is represented by a value of an information voltage that arises at the capacitor. Also provided are an n-channel field effect transistor that forms an information-voltage generating means, and a current source, these two items being arranged in series with one another and being connected between the capacitor and the supply voltage, it being possible by means of them and by using a digital control signal that can be fed to the control electrode of the transistor for the capacitor to be charged to a value of the information voltage that is reduced from the value of the control signal voltage by an amount equal to a characteristic transistor threshold voltage that is present between a point of connection of the transistor to the capacitor and the control electrode of the transistor. The digital control signal is of a voltage value that is at most equal to the value of the supply voltage.

With the known data carrier, there is the problem that, at the time when it is generated, the value of the information voltage is lower than the voltage value of the control signal and that, following the generation of the information voltage, there is a continuous decline in the value of the latter because the capacitor is constantly being discharged by unavoidable leakage currents in the circuit. This produces the unsatisfactory situation that, as a function of the supply voltage available at the time when the information voltage was generated and as a function of the size of the leakage currents, the information stored by means of the capacitor is no longer able to be evaluated after only a short period of time.

20

It is an object of the invention to remedy the problems detailed above in a data carrier of the kind described in the first paragraph above and in a circuit of the kind described in the second paragraph above and to provide an improved data carrier and an improved circuit.

25

To achieve the above object, provision is made, in accordance with the invention, in a data carrier of the kind described in the first paragraph above, for the information-voltage generating means to have voltage-raising means that are arranged to raise the value of the control-signal voltage.

30

To achieve the above object, provision is made, in accordance with the invention, in a circuit of the kind described in the second paragraph above, for the information-voltage generating means to have voltage-raising means that are arranged to raise the value of the control-signal voltage.

What is achieved in an advantageous manner by the provisions made in accordance with the invention is that the information voltage arising at the storage means can assume substantially the value of the supply voltage virtually irrespective of the transistor threshold voltage or the value of the control-signal voltage. This also gives the advantage that the entire difference in voltage between a reference potential and the supply voltage can be used to represent the information, thus giving a maximum possible signal-to-noise-voltage ratio for evaluating the information. Particularly when there are leakage currents present, this gives a substantially longer period of time during which the stored information can be ascertained with high reliability, which means that the stored information can still be evaluated even after a brief supply-voltage failure and, by the use of the information, communication between a read-write station and the data carrier can continue even after a supply-voltage failure of this kind without the communication connection having to be completely re-made.

In the case of the solutions according to the invention, provision may for example be made for the voltage-raising means to be formed by a voltage source that can be operated to float in relation to a reference potential of the circuit by which the value of the control-signal voltage can be raised by a desired amount. It has however proved particularly advantageous if the features detailed in claim 2 and claim 5 are provided in the respective cases. This gives the advantage that, using the supply voltage, a reliable increase can be made in the value of the control-signal voltage in a manner that is as simple and inexpensive as possible to put into practice.

In the case of the solutions according to the invention, it has also proved advantageous if the features detailed in claims 3 and 6 are provided in the respective cases. This gives the advantage that, when the value of the control-signal voltage is raised, the voltage value that arises is only such a one as the information-voltage generating means can use to generate the information voltage without any problems.

These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiment described hereinafter.

In the drawings:

Fig. 1 is a diagrammatic block circuit diagram of one embodiment of data carrier according to the invention.

Fig. 2 is a view similar to Fig. 1 showing a first detail of the data carrier according to the invention shown in Fig.1.

Fig. 3 is a view similar to Fig. 1 showing a second detail of the data carrier according to the invention shown in Fig.1.

5 Fig. 4 shows a circuit implementing the second detail of the data carrier according to the invention shown in Fig.1.

Shown in Fig. 1 is a data carrier 1 that is arranged for non-contacting
10 communication with a communication station that is not shown in Fig. 1. For this purpose the data carrier 1 is arranged to receive a signal S from the communication station in a non-contacting manner, the signal being formed by a high-frequency carrier wave so that the data carrier 1 can be supplied with energy by means of signal S. It is also possible for enquiry information to be communicated from the communication station to the data carrier 1 by
15 means of the signal S, in which case the signal is an amplitude modulation of the carrier wave. It is further possible for answer information to be communicated from the data carrier 1 to the communication station by means of signal S, in which case the signal is a load modulation able to be produced by the data carrier 1.

The data carrier 1 has an electrical integrated circuit 2. The circuit 2 has
20 components of transmit/receive means 3 that are arranged to receive the signal S. For this purpose the transmit/receive means 3 have a transmission coil configuration (not shown in Fig. 1) that is coupled to the circuit 2, thus enabling the signal S to be fed to the circuit 2. The transmit/receive means 3 are further arranged, by using the signal S, to generate a supply voltage V relative to a reference potential GND for parts of the circuit. The transmit/receive
25 means 3 are further arranged to demodulate the received signal S, which is modulated in this case, and to emit enquiry data RD that is communicated by means of the modulated signal S received. The transmit/receive means 3 are further arranged to receive answer data AD and, for the purpose of transmitting the answer data AD, to load modulate the received signal S, that is unmodulated in this case.

30 The circuit 2 also has data-processing means 4 that are implemented by means of a microprocessor, which microcomputer also has a memory. The data-processing means 4 are arranged to receive the enquiry data RD and to process the enquiry data RD and, as a function of the enquiry data RD, to generate the answer data AD and to emit the answer data AD to the transmit/receive means 3.

The circuit 2 further has storage means 5 that are arranged to store information capacitively, the information being represented by a value of an information voltage UI that arises at the storage means 5. Unlike the information stored by the memory of the microprocessor, the information stored by the storage means 5 is intended to be available merely for a period of time and to temporarily indicate a communication status occurring during a communication. The storage means 5 are implemented in the form of a storage capacitor 5A shown in Fig. 2.

The circuit 2 further has information-voltage generating means 6 that are arranged to receive a control signal CS, which control signal CS is of a voltage value UCS that is at most equal to the value of the supply voltage V. The information-voltage generating means 6 are further arranged to generate the information voltage UI by using the control signal CS. For this purpose, the information-voltage generating means 6 have a charging-current generating stage 7 that is arranged to generate and emit a charging current for the storage means 5. As shown in Fig. 2, the charging-current generating stage 7 is implemented in the form of a first n-channel field effect transistor 7A whose source terminal is connected to the storage capacitor 5A. The charging-current generating stage 7 further has a current source 7B that is arranged to generate the charging current for the storage capacitor 5A and that is connected in series with the first n-channel field effect transistor 7A between said first n-channel field effect transistor 7A and the supply voltage V. The information voltage UI can be picked off relative to the reference potential GND at a point P in the circuit situated between the information-voltage generating means 6 and the storage means 5.

The information-voltage generating means 6 further have voltage-raising means 8 that are arranged to receive the control signal CS and to raise the value UCS of the voltage of the control signal CS. The voltage-raising means 8 are further arranged to emit a control signal CS' of raised voltage. The information-voltage generating means 6 further have voltage-limiting means 9 that are arranged between the voltage-raising means 8 and the charging-current generating stage 7 and that are arranged to receive the control signal CS' of raised voltage and to emit a control signal CS2" of limited voltage, which control signal CS2" represents the control signal CS, to the charging-current generating stage 7 or rather to the gate terminal of the first n-channel field effect transistor 7A.

As shown in Fig. 2, the voltage-raising means 8 are implemented in the form of a charge pump 10, which charge pump 10 has a charge-pump capacitor 11, a first switch 12 and a second switch 13. The control signal CS can be fed to the two switches 12 and 13. The two switches 12 and 13 are shown in a rest position in Fig. 2. The charge-pump capacitor

11 is connected between the supply voltage V and the reference potential GND, as a result of which the voltage applied to the charge-pump capacitor 11 assumes the value of the supply voltage V. If the control signal CS is received, the two switches 12 and 13 are arranged to switch over from their rest state to an active state, as is indicated in Fig. 2 by broken lines.

5 With the switches in this active state, the charge-pump capacitor 11 is connected between the voltage-limiting means 9 and the data-processing means 4, which means that the voltage value UCS can be raised by the value of the supply voltage V at the input to the voltage-limiting means 9. The two switches 12 and 13 are implemented in the form of field effect transistors. The voltage-limiting means 9 are implemented in the form of a diode
10 configuration (not shown in Fig. 2), thus enabling the voltage value of the control signal CS' of raised voltage to be limited to a value compatible with use in the charging-current control stage 7.

This gives the advantage that the supply voltage V available can be used in the optimum way to generate the information voltage U1.

15 The data carrier 1 shown in Fig. 1 further has evaluation means 14 to which the information voltage UI arising at the point P in the circuit can be fed and that, with the help of a comparison voltage UC, are arranged to evaluate the information voltage UI for the information that is represented by said information voltage U1. The evaluation means 14 are arranged to receive the comparison voltage UC. For the purpose of generating the
20 comparison voltage UC, the data carrier 1 has comparison-voltage generating means 15 that are implemented separately from the evaluation means 14 and that are arranged to generate the comparison voltage UC and emit it to the evaluation means 14.

The evaluation means 14 are implemented in the form of a difference amplifier stage 16 as schematically indicated in Fig. 3. The difference amplifier stage 16 has a first
25 input 16A at which the information voltage UI can be fed to it. The difference amplifier stage 16 further has a second input 16B at which the comparison voltage UC can be fed to it. The difference amplifier stage 16 further has a first output 16C from which the difference amplifier stage 16 can emit the information stored by means of storage means 5 in the form of information data ID. The information data ID represents a first logic state if the value of
30 the information voltage UI is higher than the value of the comparison voltage UC and the information data ID represents a second logic state if the value of the information voltage UI is lower than the value of the comparison voltage UC. The difference amplifier stage 16 further has a third input 16D at which it is arranged to receive a controlling test signal TS. The difference amplifier stage 16 further has a second output 16E, at which second output

16E the difference amplifier stage 16 is arranged to emit a voltage representing the information voltage U_1 . The circuit 2 has a test terminal T connected to the second output 16E, from which the voltage representing the information voltage UI can be picked off. Hence the evaluation means 14 are arranged to make the information voltage UI available at terminal T in a way that can be controlled by means of the test signal TS.

The difference amplifier stage 16 is shown in detail in Fig. 4. The difference amplifier stage 16 is implemented in the form of a first p-channel field effect transistor 17 and a second p-channel field effect transistor 18, with the control electrode of the first p-channel field effect transistor 17 forming the first input 16A and the control electrode of the second p-channel field effect transistor 18 forming the second input 16B. The source terminals of the two p-channel field effect transistors 17 and 18 are connected together and form the second output 16E. Between the two p-channel field effect transistors 17 and 18 and the supply voltage V is connected a current source 21. The drain terminals of the two p-channel field effect transistors 17 and 18 are connected to a current mirror, which current mirror is implemented in the form of a second n-channel field effect transistor 19 and a third n-channel field effect transistor 20. A third switch 22 is connected between the reference potential GND and the drain terminal of the first p-channel field effect transistor 17. A fourth switch 23 is connected between the reference potential and the source terminal of the second n-channel field effect transistor 19. A fifth switch 24 is connected between the reference potential GND and the source terminal of the third n-channel field effect transistor 20. The three switches 22, 23 and 24 are shown in their rest state. The three switches 22, 23 and 24 are implemented in the form of further field effect transistors (not shown in Fig. 4) and, when the test signal TS is present, which test signal TS sets the three switches 22, 23 and 24 to their active state, the difference amplifier stage 16 can be de-activated, by means of the switches 22, 23 and 24, from evaluating the information voltage UI, as a result of which a representation of the information voltage UI becomes available at the same time at the second output 16E. This gives the advantage that the information voltage UI, or rather its waveform over time, can be measured from outside the circuit 2 for test purposes. In the absence of the controlling test signal TS, the three switches 22 to 24 are controlled to their rest state, and the voltage difference arising between the first input 16A and the second input 16B is available amplified, by so-called "open-loop amplification", at the first output 16C in the form of the information data ID.

The comparison-voltage generating means 15 are arranged to take account of a value of the supply voltage V by virtue of the fact that the value of the comparison voltage

UC that can be generated and emitted by the comparison-voltage generating means 15 is proportional to the value of the supply voltage V. This gives the advantage that there is a relationship between the value of the information voltage UI and the value of the comparison voltage UC that does actually allow them to be compared with one another. The comparison-voltage generating means 15 are further arranged to generate the comparison voltage UC in a programmable manner. For this purpose, the comparison-voltage [sic] generating means 15 are arranged to receive a programming signal PS that can be generated and emitted by the data-processing means 4. This gives the advantage that the value of the comparison voltage UC can be varied in a programmable manner, which enables the period of validity of an item of information stored by means of the storage means 5 to be acted on because, if the value of the comparison voltage UC is relatively high, any degradation of the information voltage UI caused by leakage currents will come into play at an earlier point in time than would be the case if the value of the comparison voltage were lower in relative terms.

In what follows, the operation of the data carrier 1 will now be elucidated by reference to a first example of an application of the data carrier 1 of Fig. 1.

In this example of an application it is assumed that the communication-related information that is to be stored for a period of time by means of the storage means 5 is to represent a communication status for a data carrier 1 that occurs in the event of an anti-collision communication, which status is used internally in the data carrier 1 and serves to indicate that successful communication has already taken place between the data carrier 1 and the communication device. An anti-collision communication of this kind is needed when there are a plurality of data carriers 1 present within a communication area of a communication device at the same time and the communication device first has to determine the data carrier 1 with which communication can be performed, with unique serial numbers stored in the data carriers 1 being used to identify the data carriers 1.

Each of the data carriers 1, which is situated in a virtually static position in the communication area of the communication device, first receives the unmodulated signal S, as a result of which a supply voltage V for the circuit 2 is generated by means of the transmit/receive means 3, thus enabling data to be processed in the data-processing means 4. The first thing this does is to cause the programming signal PS, which signal is intended for programming the comparison-voltage generating means 15 to generate a comparison voltage UC, to be generated and emitted to the comparison-voltage generating means 15. The programming signal PS causes the comparison-voltage generating means 15 to generate a

comparison voltage UIC whose value is equal to 0.25 times the value of the supply voltage V.

The communication device first puts out, by means of the signal S, a so-called GROUP SELECT command. This command is received by the transmit/receive means 3 in each data carrier 1 and is emitted to the data-processing means 4 in the form of enquiry data RD. Answer data AD is then emitted by the data-processing means 4 to the transmit/receive means 3, which answer data AD represents the serial number of the data carrier 1.

The eventuality may occur in this case that a plurality of data carriers 1 answer virtually simultaneously and in so doing produce load modulations of the signal S that correspond to their respective serial numbers, in which case the communication device is then unable to receive a valid serial number and emits a FAIL command. In the data carriers 1, the enquiry data RD representing the FAIL command is then processed by the data-processing means 4 and, on the basis of a random number for example, then causes the data carriers 1 to emit their serial numbers to the communication device in different time ranges, as a result of which it is possible for the communication station to recognize each serial number unambiguously.

The serial number received by the communication device is used to read out the answer data AD from the data carrier 1, a READ WITH SERIAL NUMBER command being sent to the data carrier 1 for this purpose, in which case only the data carrier 1 whose internally stored serial number matches the serial number received communicates answer data AD to the communication device.

It is precisely in this data carrier 1 that the control signal CS is generated by means of the data-processing means 4 and is emitted to the information-voltage generating means 6, the value of the voltage of the control signal CS being equal to the value of the supply voltage V. In the information-voltage generating means 6, the value of the voltage of the control signal CS is raised by means of the voltage-raising means 8 to twice the value of the supply voltage V. The control signal CS' of raised voltage that is obtained in this way is fed to the voltage-limiting means 9, by means of which the value of the control signal CS' of raised voltage is limited to a value which is equal to the value of the supply voltage V increased by 0.7 volts. The voltage-limited control signal CS" obtained in this way is fed to the first n-channel field effect transistor 7A in the charging-current generating stage 7 and drives it to the conducting state. The storage capacitor 5A is then charged by means of the charging current fed from the current source 7B until such time as the value of the information voltage UI arising at point P in the circuit is virtually identical to the value of the

supply voltage V because the value of the voltage of the voltage-limited control signal CS" is higher than the value of the supply voltage V by 0.7 volts, or in other words by exactly the gate-source threshold voltage of the first n-channel field effect transistor 7A. Hence, in the case of this data carrier 1, the information that successful communication has already taken place with a communication station using the serial number of the data carrier 1 has been stored by means of the storage means 5 using the full value available of the supply voltage V .

However, because all the other data carriers 1 present are also endeavoring to achieve this status, the anti-collision communication is carried out again until successful communication has taken place with all the data carriers 1 using their respective serial numbers. In the process, when the GROUP SELECT command is again received, the information data emitted by the evaluation means is first queried in the data carrier 1 and there is no further participation in an anti-collision communication if the information data ID indicates that the value of the information voltage UI is higher than the value of the comparison voltage UC.

The information represented by means of the information voltage UI is available temporarily after it has been generated, because it is subject to degradation caused by the leakage currents in circuit 2. However, during this "life" of the information, the supply voltage can even drop below a critical value required for the supply of the data-processing means 4, which may happen in the course of the communication if for example the data carrier 1 is briefly screened off from the signal S or if there is a frequency hopping process, without the information being lost or becoming invalid during the life. Selecting a figure of 0.25 times the value of the supply voltage V as a value for the comparison voltage UC ensures that even when there are a relatively large number of data carriers 1 within the communication area the life of the stored information will be long enough to outlast successful communication with all the data carriers 1.

It should be mentioned at this point that after successful communication with all the data carriers 1 the communication device puts out an INITIALIZE command that causes the information stored by means of the storage means 5 to be deleted in all the data carriers 1 situated in the communication area of the communication device, which is done in conventional fashion by means of a deleting transistor (not shown in Fig. 1) by means of which the storage capacitor 5A is discharged.

In what follows, the operation of the data carrier 1 will now be elucidated by reference to a second example of an application of the data carrier 1 of Fig. 1.

In this example of an application, it is assumed that a data carrier 1 is in each case situated on a product and that a plurality of such products are being moved on a conveyor belt at relatively high speed through two communication areas, belonging to two different communication devices, which areas are arranged one behind the other in the direction of movement and do not overlap one another.

In this case too an anti-collision communication has to be carried out if there are a plurality of data carriers 1 present in a communication area at the same time. However, to avoid the situation that, when there is information stored in a data carrier 1 by means of the information voltage UI that successful communication has already taken place with the first communication device, this information will still be valid when the communication area of the second communication device is passed through, a comparison voltage UC whose value is equal to 0.75 times the value of the supply voltage V is generated by means of the programming signal on entry into the first communication area, i.e. that belonging to the first communication device.

This is a simple way of ensuring that the life of the information is sufficiently short to ensure that, even if the INITIALIZE command is not received by the data carrier 1, the value of the information voltage UI will be below the value of the comparison voltage UC on entry into the communication area of the second communication device. This ensures that the data carrier 1 cannot pass through the communication area of the second communication device without proper communication, i.e. anti-collision communication where required, taking place with it.

It should also be mentioned that the storage means may have a number of storage locations and that a number of information-voltage generating means and evaluation means equal to the number of storage locations may be provided.

It should further be mentioned that the signal may be phase-modulated or frequency-modulated.



CLAIMS:

1. A data carrier (1) that is arranged to receive a signal (S) in a non-contacting manner and that has an electrical circuit (2), to which circuit (2) the signal (S) can be fed and which circuit (2) is arranged, by using the signal (S), to generate a supply voltage (V) for parts of the circuit, which circuit (2) comprises storage means (5) that are arranged to store
5 information capacitively, the information being represented by a value of an information voltage (UI) arising at the storage means (5), and which circuit (2) comprises information-voltage generating means (6) that are arranged to receive a control signal (CS), which control signal (CS) is of a voltage value that is at most equal to the value of the supply voltage (V), and that are arranged to generate the information voltage (UI) by using the control signal
10 (CS), characterized in that the information-voltage generating means (6) have voltage-raising means (8) that are arranged to raise the voltage value of the control signal (CS).
2. A data carrier (1) as claimed in claim 1, characterized in that the voltage-raising means (8) are implemented in the form of a charge pump (10) that is arranged to raise
15 the voltage value of the control signal (CS) by the value of the supply voltage (V).
3. A data carrier 1 as claimed in claim 1, characterized in that the information-voltage generating means (6) have voltage-limiting means (9) that are arranged to limit the raising of the voltage value of the control signal (CS).
20
4. A circuit (2) for a data carrier (1), which data carrier (1) is arranged to receive a signal (S) in a non-contacting manner, to which circuit (2) the signal (S) can be fed and which circuit (2) is arranged, by using the signal (S), to generate a supply voltage (V) for parts of the circuit (2), which circuit (2) comprises storage means (5) that are arranged to
25 store information capacitively, the information being represented by a value of an information voltage UI arising at the storage means (5), and which circuit (2) comprises information-voltage generating means (6) that are arranged to receive a control signal (CS), which control signal (CS) is of a voltage value that is at most equal to the value of the supply voltage (V), and that are arranged to generate the information voltage (UI) by using the

control signal (CS), characterized in that the information-voltage generating means (6) have voltage-raising means (8) that are arranged to raise the value of the voltage of the control signal (CS).

- 5 5. A circuit (2) as claimed in claim 4, characterized in that the voltage-raising means (8) are implemented in the form of a charge pump (10) that is arranged to raise the voltage value of the control signal (CS) by the value of the supply voltage (V).
6. A circuit (2) as claimed in claim 4, characterized in that the information-
10 voltage generating means (6) have voltage-limiting means (9) that are arranged to limit the raising of the voltage value of the control signal (CS).
7. A circuit (2) as claimed in claim 4, characterized in that the circuit is implemented in the form of an integrated circuit.

1/2



2/2




Fig.3




Fig.4

INTERNATIONAL SEARCH REPORT

Inter al classification No

PCT/IB 05/02103

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06K19/07

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols),
IPC 7 G06K G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 856 788 A (WALTER RONALD ET AL) 5 January 1999 (1999-01-05) column 2, line 16 -column 3, line 54; figure 2	1-7
Y	WO 02 41650 A (CHECKPOINT SYSTEMS INC ;MICROCHIP TECH INC (US)) 23 May 2002 (2002-05-23) page 7, line 20 -page 8, line 23; figure 1	1-7
Y	US 6 115 319 A (KINOSHITA YOSHITAKA ET AL) 5 September 2000 (2000-09-05) column 1, line 12-17 column 1, line 35-39 column 1, line 57 -column 2, line 5 column 9, line 14 -column 10, line 8; figures 3,9,11	1-7

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

2 September 2003

Date of mailing of the international search report

10/09/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Koegler, L

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/IB 99/02103

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 003 777 A (KOWALSKI JACEK) 21 December 1999 (1999-12-21) column 6, line 50 -column 9, line 15; figures 4,5 -----	1,2,4,5, 7

INTERNATIONAL SEARCH REPORT

 Inter al Publication No
 PCT/IB 05/02103

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5856788	A	05-01-1999	EP 0948766 A1	13-10-1999
			JP 2000513841 T	17-10-2000
			WO 9734222 A1	18-09-1997
WO 0241650	A	23-05-2002	WO 0241650 A1	23-05-2002
			AU 1659101 A	27-05-2002
US 6115319	A	05-09-2000	JP 10228773 A	25-08-1998
			TW 456034 B	21-09-2001
US 6003777	A	21-12-1999	FR 2752076 A1	06-02-1998
			AT 193389 T	15-06-2000
			AU 722833 B2	10-08-2000
			AU 3624497 A	25-02-1998
			CN 1227646 A	01-09-1999
			DE 69702137 D1	29-06-2000
			DE 69702137 T2	01-02-2001
			EP 0917684 A1	26-05-1999
			WO 9806057 A1	12-02-1998
			JP 2001504676 T	03-04-2001
			KR 2000029776 A	25-05-2000